1. Skip to navigation
  2. Skip to content
  3. Skip to sidebar

Reduce Digital Feedback in High Speed Data Conversion Systems - LTC2261

Clarence Mayott - Applications Engineer Mar 15th 2009

Linear Technology's newest high-speed ADC family achieves one third the power consumption of existing solutions without compromising AC performance. Operating from a low 1.8V supply, the 14-bit, 125Msps LTC2261 dissipates 125mW while maintaining 73.4dB SNR and 85dBc SFDR. Digital outputs can be configured as DDR CMOS, DDR LVDS or standard CMOS for minimizing FPGA pin count. An optional alternate bit polarity mode is provided to reduce the effects of digital feedback. The LTC2261 can also be used with an LTC6406 differential amplifier to provide a low power ADC + driver solution. Together, they dissipate 186mW and provide excellent AC performance.

Reduce Digital Feedback in High Speed Data Conversion Systems - LTC2261