Timing Clock Generation and Distribution

Clock Generation and Distribution Try our new parametric tables

  • Change Columns Shown
  • Reset
Add/Remove Columns
Click Update button to apply
Number of Outputs Max Frequency Input Span Noise Floor Jitter Output Comments Packages Temp Range Supply Voltage Range Design Tools Demo Boards Featured New Date Added Price 1k* Product Category Package Area Package Height Export Control Auto & Transport Terminal Finish
Units MHz dBc/Hz ps mm² mm yes/no
Selection
(hold Ctrl key to select multiple,
hold Shift key to select range)
LTC6951-1 5 2700 0.8 to 1.5Vpp -165 0.115 4x CML, 1x LVDS Ultralow Jitter Multi-Output Clock Synthesizer with Integrated VCO 5x7 QFN-40 I 5V, 3.3V LTC6951Wizard ,Linduino File DC2248A-A,DC2248A-B,DC2226A-A yes yes 2016-02-25 $8.75 (LTC6951IUHF-1) Clock Generation and Distribution,PLL Synthesizers & VCOs 35mm² (5x7 QFN-40) 0.75mm (5x7 QFN-40) no no Matte Tin
LTC6951 5 2500 0.8 to 1.5Vpp -165 0.115 4x CML, 1x LVDS Ultralow Jitter Multi-Output Clock Synthesizer with Integrated VCO 5x7 QFN-40 I 5V, 3.3V LTC6951Wizard ,Linduino File DC2248A-A,DC2248A-B,DC2226A-A yes yes 2016-02-25 $8.75 (LTC6951IUHF) Clock Generation and Distribution,PLL Synthesizers & VCOs 35mm² (5x7 QFN-40) 0.75mm (5x7 QFN-40) no no Matte Tin
LTC6950 5 1400 0.8 to 1.5Vpp -155 0.018 4x LVPECL, 1x LVDS/CMOS 1.4GHz Low Phase Noise, Low Jitter PLL with Clock Distribution 5x9 QFN-48 I 3.3V Linduino File,ClockWizard DC1795A yes no 2014-12-29 $9.95 (LTC6950IUHH) Clock Generation and Distribution,PLL Synthesizers & VCOs 45mm² (5x9 QFN-48) 0.75mm (5x9 QFN-48) no no Matte Tin
LTC6954-4 3 1400 0.2Vpp to 1.5Vpp -168 0.02 3X LVDS/CMOS Low Phase Noise, Triple Output Clock Distribution Divider/Driver, Three LVDS/CMOS outputs 4x7 QFN-36 I 3.3V Linduino File,LTC6954_GUI DC1954A-A,DC1954A-B,DC1954A-C,DC1954A-D yes yes 2015-11-09 $7.50 (LTC6954IUFF-4) Clock Generation and Distribution 28mm² (4x7 QFN-36) 0.75mm (4x7 QFN-36) no no Matte Tin
LTC6954-3 3 1400 0.2Vpp to 1.5Vpp -168 0.02 1X LVPECL, 2XLVDS/CMOS outputs Low Phase Noise, Triple Output Clock Distribution Divider/Driver, One LVPECL and two LVDS/CMOS outputs 4x7 QFN-36 I 3.3V Linduino File,LTC6954_GUI DC1954A-A,DC1954A-B,DC1954A-C,DC1954A-D yes yes 2015-11-09 $7.50 (LTC6954IUFF-3) Clock Generation and Distribution 28mm² (4x7 QFN-36) 0.75mm (4x7 QFN-36) no no Matte Tin
LTC6954-2 3 1400 0.2Vpp to 1.5Vpp -168 0.02 2X LVPECL, 1X LVDS/CMOS Low Phase Noise, Triple Output Clock Distribution Divider/Driver, Two LVPECL and one LVDS/CMOS 4x7 QFN-36 I 3.3V Linduino File,LTC6954_GUI DC1954A-A,DC1954A-B,DC1954A-C,DC1954A-D yes yes 2015-11-09 $7.50 (LTC6954IUFF-2) Clock Generation and Distribution 28mm² (4x7 QFN-36) 0.75mm (4x7 QFN-36) no no Matte Tin
LTC6954-1 3 1800 0.2Vpp to 1.5Vpp -168 0.02 3X LVPECL Low Phase Noise, Triple Output Clock Distribution Divider/Driver, Three LVPECL outputs 4x7 QFN-36 I 3.3V Linduino File,LTC6954_GUI DC1954A-A,DC1954A-B,DC1954A-C,DC1954A-D yes yes 2015-11-09 $8.25 (LTC6954IUFF-1) Clock Generation and Distribution 28mm² (4x7 QFN-36) 0.75mm (4x7 QFN-36) no no Matte Tin
LTC6957-4 2 300 0.2 to 2.0Vpp -161 0.053 Complementary CMOS Low Phase Noise, Dual Output Buffer/Driver/Logic Converter, CMOS Logic, Complementary Outputs 3x3 DFN-12,MS-12 I,H 3.15 to 3.45V - DC1765A-A,DC1765A-B,DC1766A-A,DC1766A-B yes no 2013-03-20 $3.60 (LTC6957IDD-4) Clock Generation and Distribution,Extended Temperature (H & MP) Timing,High Speed Comparators 9mm² (3x3 DFN-12),19.8mm² (MS-12) 0.75mm (3x3 DFN-12),1.1mm (MS-12) no no Matte Tin
LTC6957-3 2 300 0.2 to 2.0Vpp -161 0.053 In Phase CMOS Low Phase Noise, Dual Output Buffer/Driver/Logic Converter, CMOS Logic, In-Phase Outputs 3x3 DFN-12,MS-12 I,H 3.15 to 3.45V - DC1765A-A,DC1765A-B,DC1766A-A,DC1766A-B yes no 2013-03-20 $3.60 (LTC6957IDD-3) Clock Generation and Distribution,Extended Temperature (H & MP) Timing,High Speed Comparators 9mm² (3x3 DFN-12),19.8mm² (MS-12) 0.75mm (3x3 DFN-12),1.1mm (MS-12) no no Lead,Matte Tin
LTC6957-1 2 300 0.2 to 2.0Vpp -161 0.045 LVPECL Low Phase Noise, Dual Output Buffer/Driver/Logic Converter, LVPECL Logic Outputs 3x3 DFN-12,MS-12 I,H 3.15 to 3.45V - DC1765A-A,DC1765A-B,DC1766A-A,DC1766A-B yes no 2013-03-20 $3.60 (LTC6957IDD-1) Clock Generation and Distribution,Extended Temperature (H & MP) Timing,High Speed Comparators 9mm² (3x3 DFN-12),19.8mm² (MS-12) 0.75mm (3x3 DFN-12),1.1mm (MS-12) no no Matte Tin
LTC6957-2 2 300 0.2 to 2.0Vpp -159.5 0.067 LVDS Low Phase Noise, Dual Output Buffer/Driver/Logic Converter, LVDS Logic Outputs 3x3 DFN-12,MS-12 I,H 3.15 to 3.45V - DC1765A-A,DC1765A-B,DC1766A-A,DC1766A-B yes no 2013-03-20 $3.60 (LTC6957IDD-2) Clock Generation and Distribution,Extended Temperature (H & MP) Timing,High Speed Comparators 9mm² (3x3 DFN-12),19.8mm² (MS-12) 0.75mm (3x3 DFN-12),1.1mm (MS-12) no no Matte Tin